+7(495) 980-12-10
  10:00-18:00 пн-сб
    shop@logobook.ru
   
    Поиск книг                    Поиск по списку ISBN Расширенный поиск    
Найти
  Зарубежные издательства Российские издательства  
   Авторы    Каталог книг    Издательства    Новинки    Учебная литература    Специальные предложения  Бестселлеры
 
 
Книги    
Logobook
Книги зарубежных издательств на иностранных языках
Logobook
Книги российских издательств
Logobook
Представительство в Казахстане
 
Вход в систему   
 
Войти
Регистрация  Забыли?
 
Информация   
Контакты/Адрес/Проезд
Корзина
Ваши заказы
Доставка и Оплата
Заказ по телефону/email
Помощь
Есть вопрос?
О компании
Политика конфиденциальности
LgBook.ru
FkBook.ru
 
Online Каталоги   
Cambridge University Press
Каталог учебной литературы
по английскому языку >>>

Oxford University Press
Каталог учебной литературы
по английскому языку >>>



Каталог учебной литературы
по английскому языку >>>

Pearson ELT

Читайте отзывы покупателей и оценивайте качество магазина на Яндекс.Маркете

Design Through Verilog HDL, T. R. Padmanabhan

Design Through Verilog HDL

View InsideDocument

Автор: T. R. Padmanabhan
Название:  Design Through Verilog HDL   (Проектирование с Verilog HDL)
Издательство: Wiley
Классификация:
Электронная техника
Системный анализ и проектирование

ISBN: 0471441481
ISBN-13(EAN): 9780471441489
ISBN: 0-471-44148-1
ISBN-13(EAN): 978-0-471-44148-9
Обложка/Формат: Hardback
Страницы: 472
Вес: 0.78 кг.
Дата издания: 25.11.2003
Язык: ENG
Иллюстрации: References, index
Размер: 24.84 x 16.05 x 2.69 cm
Читательская аудитория: Professional & vocational
Ссылка на Издательство: Link
Рейтинг:
Поставляется из: Англии
Описание: A comprehensive resource on Verilog HDL for beginners and experts Large and complicated digital circuits can be incorporated into hardware by using Verilog, a hardware description language (HDL). A designer aspiring to master this versatile language must first become familiar with its constructs, practice their use in real applications, and apply them in combinations in order to be successful. Design Through Verilog HDL affords novices the opportunity to perform all of these tasks, while also offering seasoned professionals a comprehensive resource on this dynamic tool. Describing a design using Verilog is only half the story: writing test-benches, testing a design for all its desired functions, and how identifying and removing the faults remain significant challenges. Design Through Verilog HDL addresses each of these issues concisely and effectively. The authors discuss constructs through illustrative examples that are tested with popular simulation packages, ensuring the subject matter remains practically relevant. Other important topics covered include: Primitives Gate and Net delays Buffers CMOS switches State machine design Further, the authors focus on illuminating the differences between gate level, data flow, and behavioral styles of Verilog, a critical distinction for designers. The books final chapters deal with advanced topics such as timescales, parameters and related constructs, queues, and switch level design. Each chapter concludes with exercises that both ensure readers have mastered the present material and stimulate readers to explore avenues of their own choosing. Written and assembled in a paced, logical manner, Design Through Verilog HDL provides professionals, graduate students, and advanced undergraduates with a one-of-a-kind resource.
Описание: Verilog provides platforms for designs to be described at different layers of complexity, combine them in a seamless manner, test them at every stage and build up a bug-free design. This book intends to guide readers to master Verilog as an HDL and use it for design.
Дополнительное описание: Кол-во стр.: 472
Формат: 241 x 161
Дата издания: 2003
Илюстрации: References, index
Вес: 777
Круг читателей: undergraduate; postgraduate; research, professional


Добавить в Мои желания

 Варианты приобретения 
  Кол-во Наличие на складе Цена р. Купить / Отложить
1 Есть (1 шт.)
Отгрузка заказа в течение 1 рабочего дня
10736.00
Добавить в корзину

Отзывы покупателей.
Добавить отзыв.
Digital Design with RTL Design, Verilog and VHDL

Автор: Vahid Frank
Название: Digital Design with RTL Design, Verilog and VHDL
ISBN: 0470531088 ISBN-13(EAN): 9780470531082
Издательство: Wiley
Цена: 19359 р.
Наличие на складе: Поставка под заказ.

Описание: Unique with its RTL-early organization, Vahid`s text supports instructors wishing to develop strong design skills in their students. The emergence of parallel processing, multicore processors and FPGAs are blurring the lines between hardware and software and fundamentally altering the way digital design and design logic should be taught.

в Мои желания
Design Recipes for FPGAs: Using Verilog and VHDL,

Автор: Peter Wilson
Название: Design Recipes for FPGAs: Using Verilog and VHDL,
ISBN: 0750668458 ISBN-13(EAN): 9780750668453
Издательство: Elsevier Science
Цена: 3923 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: Using a modular structure, this book gives several design techniques and templates, together with functional code, which engineers can easily apply to their applications. It enables the experienced FPGA designer to select the right design for their application, while providing the less experienced with a road map to solve their design problem.

в Мои желания
Verilog digital system design

Автор: Navabi
Название: Verilog digital system design
ISBN: 0071445641 ISBN-13(EAN): 9780071445641
Издательство: McGraw-Hill
Цена: 4528 р.
Наличие на складе: Поставка под заказ.

Описание: Shows electronics designers and students how to deploy Verilog in sophisticated digital systems design. This book includes worked examples for Verilog 2001, synthesis standards. It also provides coverage of the OVI verification library.

в Мои желания
Principles of Verifiable RTL Design / A Functional Coding Style Supporting Verification Processes in Verilog

Автор: Bening Lionel, Foster Harry D.
Название: Principles of Verifiable RTL Design / A Functional Coding Style Supporting Verification Processes in Verilog
ISBN: 0792373685 ISBN-13(EAN): 9780792373681
Издательство: Springer
Цена: 14391 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: The first edition of Principles of Verifiable RTL Design offered a common sense method for simplifying and unifying assertion specification by creating a set of predefined specification modules that could be instantiated within the designer's RTL. Since the release of the first edition, an entire industry-wide initiative for assertion specification has emerged based on ideas presented in the first edition. This initiative, known as the Open Verification Library Initiative (www.verificationlib.org), provides an assertion interface standard that enables the design engineer to capture many interesting properties of the design and precludes the need to introduce new HDL constructs (i.e., extensions to Verilog are not required). Furthermore, this standard enables the design engineer to `specify once,' then target the same RTL assertion specification over multiple verification processes, such as traditional simulation, semi-formal and formal verification tools. The Open Verification Library Initiative is an empowering technology that will benefit design and verification engineers while providing unity to the EDA community (e.g., providers of testbench generation tools, traditional simulators, commercial assertion checking support tools, symbolic simulation, and semi-formal and formal verification tools). The second edition of Principles of Verifiable RTL Design expands the discussion of assertion specification by including a new chapter entitled `Coverage, Events and Assertions'. All assertions exampled are aligned with the Open Verification Library Initiative proposed standard. Furthermore, the second edition provides expanded discussions on the following topics: start-up verification; the place for 4-state simulation; race conditions; RTL-style-synthesizable RTL (unambiguous mapping to gates); more `bad stuff'. The goal of the second edition is to keep the topic current. Principles of Verifiable RTL Design, A Functional Coding Style Supporting Verification Processes, Second Edition tells you how you can write Verilog to describe chip designs at the RTL level in a manner that cooperates with verification processes. This cooperation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labor costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process.

в Мои желания
Verilog for Digital Design

Автор: Vahid
Название: Verilog for Digital Design
ISBN: 0470052627 ISBN-13(EAN): 9780470052624
Издательство: Wiley
Цена: 9237 р.
Наличие на складе: Поставка под заказ.

Описание: Digital Design provides a modern approach to learning the increasingly important topic of digital systems design. The text's focus on register-transfer-level design and present-day applications not only leads to a better appreciation of computers and of today's ubiquitous digital devices, but also provides for a better understanding of careers involving digital design and embedded system design. Verilog for Digital Design can be used as a standalone introductory guide or can be used in tandem with Vahid's Digital Design to allow for greater language coverage.

в Мои желания
Verilog for Digital Design Set

Автор: Vahid
Название: Verilog for Digital Design Set
ISBN: 0470100141 ISBN-13(EAN): 9780470100141
Издательство: Wiley
Цена: 13112 р.
Наличие на складе: Поставка под заказ.

в Мои желания
Digital Integrated Circuit Design Using Verilog and SystemVerilog

Автор: Ronald W. Mehler
Название: Digital Integrated Circuit Design Using Verilog and SystemVerilog
ISBN: 0124080596 ISBN-13(EAN): 9780124080591
Издательство: Elsevier Science
Цена: 5848 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

в Мои желания
Languages for System Specification / Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specifications from FDL`03

Автор: Grimm Christoph
Название: Languages for System Specification / Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specifications from FDL`03
ISBN: 1402079907 ISBN-13(EAN): 9781402079900
Издательство: Springer
Цена: 13317 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: Contributions on UML address the application of UML in the specification of embedded HW/SW systems. C-Based System Design embraces the modeling of operating systems, modeling with different models of computation, generation of test patterns, and experiences from case studies with SystemC. Analog and Mixed-Signal Systems covers rules for solving general modeling problems in VHDL-AMS, modeling of multi-nature systems, synthesis, and modeling of Mixed-Signal Systems with SystemC. Languages for formal methods are addressed by contributions on formal specification and refinement of hybrid, embedded and real-time stems. Together with articles on new languages such as SystemVerilog and Software Engineering in Automotive Systems the contributions selected for this book embrace all aspects of languages and models for specification, design, modeling and verification of systems. Therefore, the book gives an excellent overview of the actual state-of-the-art and the latest research results.

в Мои желания
Verilog hardware description language

Автор: Thomas, Donald Moorby, Philip
Название: Verilog hardware description language
ISBN: 0387849300 ISBN-13(EAN): 9780387849300
Издательство: Springer
Цена: 5158 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: Offers reference for Verilog language. This title presents the IEEE 1364-2001 standard of the language. It includes examples that illustrate the features of the language. It is suitable for engineers and students interested in describing, simulating, and synthesizing digital systems.

в Мои желания
The Verilog PLI Handbook / A User`s Guide and Comprehensive Reference on the Verilog Programming Language Interface

Автор: Sutherland Stuart
Название: The Verilog PLI Handbook / A User`s Guide and Comprehensive Reference on the Verilog Programming Language Interface
ISBN: 0792376587 ISBN-13(EAN): 9780792376583
Издательство: Springer
Цена: 17990 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: The Verilog Programming Language Interface is a powerful feature of the Verilog standard. Through this interface, a Verilog simulator can be customized to perform virtually any engineering task desired, such as adding custom design debug utilities, adding proprietary file read/write utilities, and interfacing bus functional C language models to a simulator. This book serves as both a user's guide for learning the Verilog PLI, and as a comprehensive reference manual on the Verilog PLI standard. Both the TF/ACC ("PLI 1.0") and the VPI ("PLI 2.0") generations of the PLI are presented, based on the IEEE 1364 Verilog standard. The second edition of this book adds detailed coverage of the many enhancements added in the latest IEEE 1364-2001 Verilog standard ("Verilog-2001"). A CD is included, with the C source code, Verilog HDL test cases and simulation result logs for more than 75 complete PLI examples.

в Мои желания
Verilog-2001 / A Guide To The New Features Of The Verilog Hardware Description Language

Автор: Verilog-2001 / A Guide To The New Features Of The Verilog Hardware Description Language
Название: Verilog-2001 / A Guide To The New Features Of The Verilog Hardware Description Language
ISBN: 0792375688 ISBN-13(EAN): 9780792375685
Издательство: Springer
Цена: 10794 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: The IEEE 1364-2001 standard, nicknamed `Verilog-2001', is the first major update to the Verilog language since its inception in 1984. This book presents 45 significant enhancements contained in Verilog-2001 standard. A few of the new features described in this book are: ANSI C style port declarations for modules, primitives, tasks and functions; Automatic tasks and functions (re-entrant tasks and recursive functions); Multidimensional arrays of any data type, plus array bit and part selects; Signed arithmetic extensions, including signed data types and sign casting; Enhanced file I/O capabilities, such as $fscanf, $fread and much more; Enhanced deep submicron timing accuracy and glitch detection; Generate blocks for creating multiple instances of modules and procedures; Configurations for true source file management within the Verilog language. This book assumes that the reader is already familiar with using Verilog. It supplements other excellent books on how to use the Verilog language, such as The Verilog Hardware Description Language, by Donald Thomas and Philip Moorby (Kluwer Academic Publishers, ISBN: 0-7923-8166-1) and Verilog Quickstart: A Practical Guide to Simulation and Synthesis, by James Lee (Kluwer Academic Publishers, ISBN: 0-7923-8515-2).

в Мои желания
Verilog Coding for Logic Synthesis

Автор: Weng Fook Lee
Название: Verilog Coding for Logic Synthesis
ISBN: 0471429767 ISBN-13(EAN): 9780471429760
Издательство: Wiley
Цена: 10736 р.
Наличие на складе: Есть у поставщика.Поставка под заказ.

Описание: Provides a practical approach to Verilog design and problem solving.
* Bulk of the book deals with practical design problems that design engineers solve on a daily basis.
* Includes over 90 design examples.
* There are 3 full scale design examples that include specification, architectural definition, micro-architectural definiti, RTL coding, testbench coding and verification.
* Book is suitable for use as a textbook in EE departments that have VLSI courses

в Мои желания

 
ООО "Логосфера " Тел:+7(495) 980-12-10 www.logobook.ru
Visa, Master Card, Diners, AMEX, JCB, Web Money, Yandex Money Сбербанк онлайн