Контакты/Проезд  Доставка и Оплата Помощь/Возврат
История
  +7(495) 980-12-10
  пн-пт: 10-18 сб,вс: 11-18
  shop@logobook.ru
   
    Поиск книг                    Поиск по списку ISBN Расширенный поиск    
Найти
  Зарубежные издательства Российские издательства  
Авторы | Каталог книг | Издательства | Новинки | Учебная литература | Акции | Хиты | |
 

Writing Testbenches using SystemVerilog, Bergeron


Варианты приобретения
Цена: 27950.00р.
Кол-во:
Наличие: Поставка под заказ.  Есть в наличии на складе поставщика.
Склад Америка: Есть  
При оформлении заказа до: 2025-07-28
Ориентировочная дата поставки: Август-начало Сентября
При условии наличия книги у поставщика.

Добавить в корзину
в Мои желания

Автор: Bergeron
Название:  Writing Testbenches using SystemVerilog
ISBN: 9780387292212
Издательство: Springer
Классификация:



ISBN-10: 0387292217
Обложка/Формат: Hardback
Страницы: 440
Вес: 0.79 кг.
Дата издания: 22.03.2006
Язык: English
Иллюстрации: Illustrations
Размер: 23.57 x 16.51 x 2.90
Читательская аудитория: Professional & vocational
Ссылка на Издательство: Link
Рейтинг:
Поставляется из: Германии
Описание: Verification is too often approached in an ad hoc fashion. Visually inspecting simulation results is no longer feasible and the directed test-case methodology is reaching its limit. Moores Law demands a productivity revolution in functional verification methodology.Writing Testbenches Using SystemVerilog offers a clear blueprint of a verification process that aims for first-time success using the SystemVerilog language. From simulators to source management tools, from specification to functional coverage, from Is and Os to high-level abstractions, from interfaces to bus-functional models, from transactions to self-checking testbenches, from directed testcases to constrained random generators, from behavioral models to regression suites, this book covers it all.Writing Testbenches Using SystemVerilog presents many of the functional verification features that were added to the Verilog language as part of SystemVerilog. Interfaces, virtual modports, classes, program blocks, clocking blocks and others SystemVerilog features are introduced within a coherent verification methodology and usage model.Writing Testbenches Using SystemVerilog introduces the reader to all elements of a modern, scalable verification methodology. It is an introduction and prelude to the verification methodology detailed in the Verification Methodology Manual for SystemVerilog.
Дополнительное описание: Main Subject: Engineering
Bibliography: XXVI, 414 p.
Subject1: T24068 Circuits and Systems
Subject2: I23044 Computer-Aided Engineering (CAD, CAE) and Design
Publication class: Professional
Product category: Professional book
Medium




      Старое издание
Writing Testbenches using SystemVerilog

Автор: Janick Bergeron
Название: Writing Testbenches using SystemVerilog
ISBN: 1441939784 ISBN-13(EAN): 9781441939784
Издательство: Springer
Цена: 18167.00 р.
Наличие на складе: Есть у поставщикаПоставка под заказ.
Описание: Interfaces, virtual modports, classes, program blocks, clocking blocks and others SystemVerilog features are introduced within a coherent verification methodology and usage model.Writing Testbenches Using SystemVerilog introduces the reader to all elements of a modern, scalable verification methodology.


Digital Integrated Circuit Design Using Verilog and SystemVerilog

Автор: Ronald W. Mehler
Название: Digital Integrated Circuit Design Using Verilog and SystemVerilog
ISBN: 0124080596 ISBN-13(EAN): 9780124080591
Издательство: Elsevier Science
Рейтинг:
Цена: 11193.00 р.
Наличие на складе: Поставка под заказ.

Описание: For those with a basic understanding of digital design, this book teaches the essential skills to design digital integrated circuits using Verilog and the relevant extensions of SystemVerilog. In addition to covering the syntax of Verilog and SystemVerilog, the author provides an appreciation of design challenges and solutions for producing working circuits. The book covers not only the syntax and limitations of HDL coding, but deals extensively with design problems such as partitioning and synchronization, helping you to produce designs that are not only logically correct, but will actually work when turned into physical circuits. Throughout the book, many small examples are used to validate concepts and demonstrate how to apply design skills. This book takes readers who have already learned the fundamentals of digital design to the point where they can produce working circuits using modern design methodologies. It clearly explains what is useful for circuit design and what parts of the languages are only software, providing a non-theoretical, practical guide to robust, reliable and optimized hardware design and development.

A Practical Guide for SystemVerilog Assertions

Автор: Vijayaraghavan Srikanth, Ramanathan Meyyappan
Название: A Practical Guide for SystemVerilog Assertions
ISBN: 0387260498 ISBN-13(EAN): 9780387260495
Издательство: Springer
Рейтинг:
Цена: 26122.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.  Assertions add a whole new dimension to the ASIC verification process.  Assertions provide a better way to do verification proactively.  Traditionally, engineers are used to writing verilog test benches that help simulate their design.  Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.  SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism.  This provides the designers a very strong tool to solve their verification problems.  While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language.  The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful.  While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems.  This book will be the practical guide that will help people to understand this new methodology."Today's SoC complexity coupled with time-to-market and first-silicon success pressures make assertion based verification a requirement and this book points the way to effective use of assertions."Satish S. Iyengar, Director, ASIC Engineering, Crimson Microsystems, Inc."This book benefits both the beginner and the more advanced users of SystemVerilog Assertions (SVA).  First by introducing the concept of Assertion Based Verification (ABV) in a simple to understand way, then by discussing the myriad of ideas in a broader scope that SVA can accommodate.  The many real life examples, provided throughout the book, are especially useful."Irwan Sie, Director, IC Design, ESS Technology, Inc."SystemVerilog Assertions is a new language that can find and isolate bugs early in the design cycle.  This book shows how to verify complex protocols and memories using SVA with seeral examples.  This book is a good reference guide for both design and verification engineers."Derick Lin, Senior Director, Engineering, Airgo Networks, Inc.


ООО "Логосфера " Тел:+7(495) 980-12-10 www.logobook.ru
   В Контакте     В Контакте Мед  Мобильная версия