Louren?o Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects 9783319420363

Варианты приобретения

Цена: 16769.00р.
Кол-во:
Наличие: Поставка под заказ. Есть в наличии на складе поставщика.
Склад Америка: Есть
При оформлении заказа до: 2025-07-28
Ориентировочная дата поставки: Август-начало Сентября
При условии наличия книги у поставщика.

Добавить в корзину

в Мои желания

Автор: Louren?o
Название: Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
ISBN: 9783319420363
Издательство: Springer
Классификация:

Электроника

Схемы и компоненты

Архитектура и логическое построение вычислительных систем

ISBN-10: 3319420364
Обложка/Формат: Hardback
Страницы: 182
Вес: 0.49 кг.
Дата издания: 2017
Язык: English
Издание: 1st ed. 2017
Иллюстрации: 86 tables, color; 90 illustrations, color; 22 illustrations, black and white; xxvii, 182 p. 112 illus., 90 illus. in color.
Размер: 234 x 156 x 13
Читательская аудитория: General (us: trade)
Основная тема: Electrical Engineering
Ссылка на Издательство: Link
Рейтинг:
Поставляется из: Германии
Описание: This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.
Дополнительное описание: Introduction.- Previous Works on Automatic Analog IC Sizing.- AIDA-C Architecture.- Multi-Objective Optimization Kernel.- AIDA-C Circuit Sizing Results.- Layout-Aware Circuit Sizing.- AIDA-C Layout-aware Circuit Sizing Results.- Conclusions.

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects, Louren?o