Контакты/Проезд  Доставка и Оплата Помощь/Возврат
История
  +7(495) 980-12-10
  пн-пт: 10-18 сб,вс: 11-18
  shop@logobook.ru
   
    Поиск книг                    Поиск по списку ISBN Расширенный поиск    
Найти
  Зарубежные издательства Российские издательства  
Авторы | Каталог книг | Издательства | Новинки | Учебная литература | Акции | Хиты | |
 

Assertion-Based Design, Harry D. Foster; Adam C. Krolnik; David J. Lacey


Варианты приобретения
Цена: 12577.00р.
Кол-во:
Наличие: Поставка под заказ.  Есть в наличии на складе поставщика.
Склад Америка: Есть  
При оформлении заказа до: 2025-07-28
Ориентировочная дата поставки: Август-начало Сентября
При условии наличия книги у поставщика.

Добавить в корзину
в Мои желания

Автор: Harry D. Foster; Adam C. Krolnik; David J. Lacey
Название:  Assertion-Based Design
ISBN: 9781461348481
Издательство: Springer
Классификация:



ISBN-10: 146134848X
Обложка/Формат: Soft cover
Страницы: 363
Вес: 0.59 кг.
Дата издания: 14.10.2012
Язык: English
Издание: Softcover reprint of
Иллюстрации: Xxii, 363 p.
Размер: 234 x 156 x 20
Читательская аудитория: Professional & vocational
Основная тема: Circuits and Systems
Ссылка на Издательство: Link
Рейтинг:
Поставляется из: Германии
Описание: Design engineers that add assertions to their design will not only reduce the time needed to complete a design, they will also reduce the number of interruptions from verification engineers to answer questions about design intent and to address verification suite mistakes.


A Practical Guide for SystemVerilog Assertions

Автор: Vijayaraghavan Srikanth, Ramanathan Meyyappan
Название: A Practical Guide for SystemVerilog Assertions
ISBN: 0387260498 ISBN-13(EAN): 9780387260495
Издательство: Springer
Рейтинг:
Цена: 26122.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.  Assertions add a whole new dimension to the ASIC verification process.  Assertions provide a better way to do verification proactively.  Traditionally, engineers are used to writing verilog test benches that help simulate their design.  Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.  SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism.  This provides the designers a very strong tool to solve their verification problems.  While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language.  The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful.  While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems.  This book will be the practical guide that will help people to understand this new methodology."Today's SoC complexity coupled with time-to-market and first-silicon success pressures make assertion based verification a requirement and this book points the way to effective use of assertions."Satish S. Iyengar, Director, ASIC Engineering, Crimson Microsystems, Inc."This book benefits both the beginner and the more advanced users of SystemVerilog Assertions (SVA).  First by introducing the concept of Assertion Based Verification (ABV) in a simple to understand way, then by discussing the myriad of ideas in a broader scope that SVA can accommodate.  The many real life examples, provided throughout the book, are especially useful."Irwan Sie, Director, IC Design, ESS Technology, Inc."SystemVerilog Assertions is a new language that can find and isolate bugs early in the design cycle.  This book shows how to verify complex protocols and memories using SVA with seeral examples.  This book is a good reference guide for both design and verification engineers."Derick Lin, Senior Director, Engineering, Airgo Networks, Inc.

SVA: The Power of Assertions in SystemVerilog

Автор: Eduard Cerny; Surrendra Dudani; John Havlicek; Dmi
Название: SVA: The Power of Assertions in SystemVerilog
ISBN: 3319071386 ISBN-13(EAN): 9783319071381
Издательство: Springer
Рейтинг:
Цена: 19591.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers.

Cloud-Based Design and Manufacturing (CBDM)

Название: Cloud-Based Design and Manufacturing (CBDM)
ISBN: 3319073974 ISBN-13(EAN): 9783319073972
Издательство: Springer
Рейтинг:
Цена: 20962.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: The book introduces the reader to game-changing ways of building and utilizing Internet-based services related to design and manufacture activities through the cloud.

Advanced Design and Manufacturing Based on STEP

Автор: Xun Xu; Andrew Yeh Ching Nee
Название: Advanced Design and Manufacturing Based on STEP
ISBN: 1447125207 ISBN-13(EAN): 9781447125204
Издательство: Springer
Рейтинг:
Цена: 32651.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: The STandard for Exchange of Product model, or STEP, offers a complete computer-interpretable product data format. This volume covers recent research results, and a range of STEP and STEP-NC application case studies from the fields of design and manufacturing.

Creating Assertion-Based IP

Автор: Harry D. Foster; Adam C. Krolnik
Название: Creating Assertion-Based IP
ISBN: 1441942181 ISBN-13(EAN): 9781441942180
Издательство: Springer
Рейтинг:
Цена: 18284.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. It demonstrates a systematic process for formal specification and formal testplanning and is the first book published on this subject.

SystemVerilog Assertions and Functional Coverage

Автор: Ashok B. Mehta
Название: SystemVerilog Assertions and Functional Coverage
ISBN: 1461473233 ISBN-13(EAN): 9781461473237
Издательство: Springer
Рейтинг:
Цена: 18167.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book offers a hands-on, application-oriented guide to the language and methodology of SystemVerilog Assertions and SystemVerilog Functional Coverage. Includes easy-to-understand examples, simulation logs and applications derived from real-world projects.


ООО "Логосфера " Тел:+7(495) 980-12-10 www.logobook.ru
   В Контакте     В Контакте Мед  Мобильная версия