Rtl Modeling with Systemverilog for Simulation and Synthesis: Using Systemverilog for ASIC and FPGA Design 9781546776345

Варианты приобретения

Цена: 20691.00р.
Кол-во:
Наличие: Поставка под заказ. Есть в наличии на складе поставщика.
Склад Америка: Есть
При оформлении заказа до: 2025-07-23
Ориентировочная дата поставки: конец Сентября - начало Октября
При условии наличия книги у поставщика.

Добавить в корзину

в Мои желания

Автор: Sutherland Stuart
Название: Rtl Modeling with Systemverilog for Simulation and Synthesis: Using Systemverilog for ASIC and FPGA Design
ISBN: 9781546776345
Издательство: Createspace Independent Publishing Platform
Классификация: ISBN-10: 1546776346
Обложка/Формат: Paperback
Страницы: 488
Вес: 0.64 кг.
Дата издания: 10.06.2017
Язык: English
Размер: 229 x 152 x 25
Поставляется из: США
Описание: This book is both a tutorial and a reference for engineers who use the SystemVerilog Hardware Description Language (HDL) to design ASICs and FPGAs. The book shows how to write SystemVerilog models at the Register Transfer Level (RTL) that simulate and synthesize correctly, with a focus on proper coding styles and best practices.SystemVerilog is the latest generation of the original Verilog language, and adds many important capabilities to efficiently and more accurately model increasingly complex designs. This book reflects the SystemVerilog-2012/2017 standards. This book is for engineers who already know, or who are learning, digital design engineering. The book does not present digital design theory; it shows how to apply that theory to write RTL models that simulate and synthesize correctly. The creator of the original Verilog Language, Phil Moorby says about this book (an excerpt from the books Foreword): Many published textbooks on the design side of SystemVerilog assume that the reader is familiar with Verilog, and simply explain the new extensions. It is time to leave behind the stepping-stones and to teach a single consistent and concise language in a single book, and maybe not even refer to the old ways at all! If you are a designer of digital systems, or a verification engineer searching for bugs in these designs, then SystemVerilog will provide you with significant benefits, and this book is a great place to learn the design aspects of SystemVerilog.

Rtl Modeling with Systemverilog for Simulation and Synthesis: Using Systemverilog for ASIC and FPGA Design, Sutherland Stuart