Контакты/Проезд  Доставка и Оплата Помощь/Возврат
История
  +7(495) 980-12-10
  пн-пт: 10-18 сб,вс: 11-18
  shop@logobook.ru
   
    Поиск книг                    Поиск по списку ISBN Расширенный поиск    
Найти
  Зарубежные издательства Российские издательства  
Авторы | Каталог книг | Издательства | Новинки | Учебная литература | Акции | Хиты | |
 

Formal Verification of Circuits, Rolf Drechsler


Варианты приобретения
Цена: 23472.00р.
Кол-во:
Наличие: Поставка под заказ.  Есть в наличии на складе поставщика.
Склад Америка: Есть  
При оформлении заказа до: 2025-07-28
Ориентировочная дата поставки: Август-начало Сентября
При условии наличия книги у поставщика.

Добавить в корзину
в Мои желания

Автор: Rolf Drechsler
Название:  Formal Verification of Circuits
ISBN: 9780792378587
Издательство: Springer
Классификация:
ISBN-10: 079237858X
Обложка/Формат: Hardcover
Страницы: 179
Вес: 0.45 кг.
Дата издания: 30.06.2000
Язык: English
Размер: 234 x 156 x 13
Основная тема: Computer Science
Ссылка на Издательство: Link
Рейтинг:
Поставляется из: Германии


Hardware Verification with C++

Автор: Mike Mintz; Robert Ekendahl
Название: Hardware Verification with C++
ISBN: 1489978976 ISBN-13(EAN): 9781489978974
Издательство: Springer
Рейтинг:
Цена: 25853.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Describes a small verification library with a concentration on user adaptability such as re-useable components, portable Intellectual Property, and co-verification.Takes a realistic view of reusability and distills lessons learned down to a tool box of techniques and guidelines.

Taxonomies for the Development and Verification of Digital Systems

Автор: Brian Bailey; Grant Martin; Thomas Anderson
Название: Taxonomies for the Development and Verification of Digital Systems
ISBN: 1441936815 ISBN-13(EAN): 9781441936813
Издательство: Springer
Рейтинг:
Цена: 14365.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание:

Communication between engineers, their managers, suppliers and customers relies on the existence of a common understanding for the meaning of terms. While this is not normally a problem, it has proved to be a significant roadblock in the EDA industry where terms are created as required by any number of people, multiple terms are coined for the same thing, or even worse, the same term is used for many different things. This taxonomy identifies all of the significant terms used by an industry and provides a structural framework in which those terms can be defined and their relationship to other terms identified. The origins of this work go back to 1995 with a government-sponsored program called RASSP. At the termination of their work, VSIA picked up their work and developed it further. Three new taxonomies were introduced by VSIA for additional facets of the system design and development process. Since role of VSIA has now changed so that it no longer maintains these taxonomies, the baton is being passed on again through a group of interested people and manifested in this key reference work.

SAT-Based Scalable Formal Verification Solutions

Автор: Malay Ganai; Aarti Gupta
Название: SAT-Based Scalable Formal Verification Solutions
ISBN: 1441943412 ISBN-13(EAN): 9781441943415
Издательство: Springer
Рейтинг:
Цена: 23058.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book provides an engineering insight into how to provide a scalable and robust verification solution with ever increasing design complexity and sizes. The book brings together the various SAT-based scalable emerging technologies and techniques covered can be synergistically combined into a scalable solution.

Symbolic Simulation Methods for Industrial Formal Verification

Автор: Robert B. Jones
Название: Symbolic Simulation Methods for Industrial Formal Verification
ISBN: 1461353955 ISBN-13(EAN): 9781461353959
Издательство: Springer
Рейтинг:
Цена: 13974.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This volume contains two distinct, but related, approaches to the verification problem, both based on symbolic simulation. It describes new ideas that enable the use of formal methods, specifically symbolic simulation, in validating commercial hardware designs of remarkable complexity.

A Roadmap for Formal Property Verification

Автор: Pallab Dasgupta
Название: A Roadmap for Formal Property Verification
ISBN: 9048171857 ISBN-13(EAN): 9789048171859
Издательство: Springer
Рейтинг:
Цена: 19564.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Integrating formal property verification (FPV) into an existing design process raises several interesting questions. This book develops the answers to these questions and fits them into a roadmap for formal property verification - a roadmap that shows how to glue FPV technology into the traditional validation flow.

Advanced Formal Verification

Автор: Rolf Drechsler
Название: Advanced Formal Verification
ISBN: 1441954201 ISBN-13(EAN): 9781441954206
Издательство: Springer
Рейтинг:
Цена: 20962.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today`s verification tools and describe various scenarios from industrial practice.

Verification Techniques for System-Level Design,

Автор: Masahiro Fujita
Название: Verification Techniques for System-Level Design,
ISBN: 0123706165 ISBN-13(EAN): 9780123706164
Издательство: Elsevier Science
Рейтинг:
Цена: 10441.00 р.
Наличие на складе: Поставка под заказ.

Описание: Explains how to verify SoC logic designs using `formal` and `semi-formal` verification techniques. This book covers various aspects of high-level formal and semi-formal verification techniques for system level designs.

Writing Testbenches: Functional Verification of HDL Models

Автор: Janick Bergeron
Название: Writing Testbenches: Functional Verification of HDL Models
ISBN: 1461350123 ISBN-13(EAN): 9781461350125
Издательство: Springer
Рейтинг:
Цена: 22203.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches- all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys.

Logic Synthesis and Verification Algorithms

Автор: Gary D. Hachtel; Fabio Somenzi
Название: Logic Synthesis and Verification Algorithms
ISBN: 1475770367 ISBN-13(EAN): 9781475770360
Издательство: Springer
Рейтинг:
Цена: 10448.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits).

System-on-a-Chip Verification

Автор: Prakash Rashinkar; Peter Paterson; Leena Singh
Название: System-on-a-Chip Verification
ISBN: 1475774680 ISBN-13(EAN): 9781475774689
Издательство: Springer
Рейтинг:
Цена: 22203.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign-off. All the verification aspects in this exciting new book are illustrated with a single reference design for Bluetooth application.

Functional Verification of Programmable Embedded Architectures

Автор: Prabhat Mishra; Nikil D. Dutt
Название: Functional Verification of Programmable Embedded Architectures
ISBN: 1489973362 ISBN-13(EAN): 9781489973368
Издательство: Springer
Рейтинг:
Цена: 15672.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: However, what is often not highlighted is the fact that in spite of the tremendous time and effort put into such efforts at the RTL and lower levels of abstraction, the complexity of contemporary embedded systems makes it difficult to guarantee functional correctness at the system level under all possible operational scenarios.

Hardware Specification, Verification and Synthesis: Mathematical Aspects

Автор: Miriam Leeser; Geoffrey Brown
Название: Hardware Specification, Verification and Synthesis: Mathematical Aspects
ISBN: 0387972269 ISBN-13(EAN): 9780387972268
Издательство: Springer
Рейтинг:
Цена: 13275.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Current research into formal methods for hardware design is presented in the papers in this volume. The goal of research in this area is to develop methods of improving the design process and the quality of the resulting designs.


ООО "Логосфера " Тел:+7(495) 980-12-10 www.logobook.ru
   В Контакте     В Контакте Мед  Мобильная версия