Generating Hardware Assertion Checkers, Marc Boul?; Zeljko Zilic

Автор: Vijayaraghavan Srikanth, Ramanathan Meyyappan
Название: A Practical Guide for SystemVerilog Assertions
ISBN: 0387260498 ISBN-13(EAN): 9780387260495
Издательство: Springer
Рейтинг:
Цена: 26122.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.  Assertions add a whole new dimension to the ASIC verification process.  Assertions provide a better way to do verification proactively.  Traditionally, engineers are used to writing verilog test benches that help simulate their design.  Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.  SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism.  This provides the designers a very strong tool to solve their verification problems.  While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language.  The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful.  While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems.  This book will be the practical guide that will help people to understand this new methodology."Today's SoC complexity coupled with time-to-market and first-silicon success pressures make assertion based verification a requirement and this book points the way to effective use of assertions."Satish S. Iyengar, Director, ASIC Engineering, Crimson Microsystems, Inc."This book benefits both the beginner and the more advanced users of SystemVerilog Assertions (SVA).  First by introducing the concept of Assertion Based Verification (ABV) in a simple to understand way, then by discussing the myriad of ideas in a broader scope that SVA can accommodate.  The many real life examples, provided throughout the book, are especially useful."Irwan Sie, Director, IC Design, ESS Technology, Inc."SystemVerilog Assertions is a new language that can find and isolate bugs early in the design cycle.  This book shows how to verify complex protocols and memories using SVA with seeral examples.  This book is a good reference guide for both design and verification engineers."Derick Lin, Senior Director, Engineering, Airgo Networks, Inc.

Автор: Katsu Yamane
Название: Simulating and Generating Motions of Human Figures
ISBN: 3642057888 ISBN-13(EAN): 9783642057885
Издательство: Springer
Рейтинг:
Цена: 14667.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book focuses on two issues related to human figures: realtime dynamics computation and interactive motion generation.

Автор: Harry D. Foster; Adam C. Krolnik; David J. Lacey
Название: Assertion-Based Design
ISBN: 146134848X ISBN-13(EAN): 9781461348481
Издательство: Springer
Рейтинг:
Цена: 12577.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Design engineers that add assertions to their design will not only reduce the time needed to complete a design, they will also reduce the number of interruptions from verification engineers to answer questions about design intent and to address verification suite mistakes.

Автор: Harry D. Foster; Adam C. Krolnik
Название: Creating Assertion-Based IP
ISBN: 1441942181 ISBN-13(EAN): 9781441942180
Издательство: Springer
Рейтинг:
Цена: 18284.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. It demonstrates a systematic process for formal specification and formal testplanning and is the first book published on this subject.

Автор: Srikanth Vijayaraghavan; Meyyappan Ramanathan
Название: A Practical Guide for SystemVerilog Assertions
ISBN: 1489992790 ISBN-13(EAN): 9781489992796
Издательство: Springer
Рейтинг:
Цена: 20896.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems.

Автор: Eduard Cerny; Surrendra Dudani; John Havlicek; Dmi
Название: SVA: The Power of Assertions in SystemVerilog
ISBN: 3319071386 ISBN-13(EAN): 9783319071381
Издательство: Springer
Рейтинг:
Цена: 19591.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers.

Автор: Ashok B. Mehta
Название: SystemVerilog Assertions and Functional Coverage
ISBN: 1461473233 ISBN-13(EAN): 9781461473237
Издательство: Springer
Рейтинг:
Цена: 18167.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book offers a hands-on, application-oriented guide to the language and methodology of SystemVerilog Assertions and SystemVerilog Functional Coverage. Includes easy-to-understand examples, simulation logs and applications derived from real-world projects.

Автор: Eduard Cerny; Surrendra Dudani; John Havlicek; Dmi
Название: SVA: The Power of Assertions in SystemVerilog
ISBN: 3319331094 ISBN-13(EAN): 9783319331096
Издательство: Springer
Рейтинг:
Цена: 16769.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers.

Автор: Gilles Barthe; Manuel Hermenegildo
Название: Verification, Model Checking, and Abstract Interpretation
ISBN: 3642113184 ISBN-13(EAN): 9783642113185
Издательство: Springer
Рейтинг:
Цена: 12577.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: This volume contains the proceedings of the 11th International Conference on Veri?cation, Model Checking, and Abstract Interpretation (VMCAI 2010), held in Madrid, Spain, January 17-19, 2010.

Автор: Klaus Havelund; John Penix; Willem Visser
Название: SPIN Model Checking and Software Verification
ISBN: 3540410309 ISBN-13(EAN): 9783540410300
Издательство: Springer
Рейтинг:
Цена: 11179.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: The SPIN model checker is one of the most powerful systems of this kind and has attracted a large user community. This text is devoted to automata-based explicit-state model checking technologies for the analysis and verification of asynchronous concurrent and distributed systems.

Автор: Shi-Yu Huang; Kwang-Ting (Tim) Cheng
Название: Formal Equivalence Checking and Design Debugging
ISBN: 1461376068 ISBN-13(EAN): 9781461376064
Издательство: Springer
Рейтинг:
Цена: 25155.00 р.
Наличие на складе: Есть у поставщика Поставка под заказ.

Описание: Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging.